Abstract: A low-power fast-transient on-chip low-dropout regulator (LDO) using advanced reference buffer is presented in this paper. The advanced reference buffer is proposed to provide the reference voltage of the LDO with more accurate level to improve the regulation performances. Moreover, in order to suppress the undershoot, the advanced reference buffer increases the reference voltage of the LDO abruptly when the output voltage decreases during transient state. Hspice simulation results show that the proposed LDO could deliver 100-mA load current with 0.8-V output voltage and 200-mV dropout voltage. By only consuming 1.8-µA quiescent current at light load, the undershoot, the overshoot and the settling time of the proposed LDO for load current switching from 100 µA to 100 mA with 300-ns edge time are about 60 mV, 80 mV and 1 µs, respectively.
Introduction
Low-dropout regulators (LDOs) are widely used in portable products due to their benefits of low noise and good load/line regulation [1, 2] . The on-chip LDOs, which eliminate the large output capacitors to speed up the manufacture process, are more preferred in the modern designs. However, since there is no large output capacitor to absorb the output voltage (V OUT ) spike, the transient performances of the on-chip LDOs are very critical. Large undershoot, which may shut off the modules powered by the on-chip LDOs, could not be acceptable in many applications.
Typical method for improving transient performances is to increase the bias current of the amplifier, but high quiescent current (I Q ) is not preferred in the lowpower designs. Adaptive biasing circuit, which sources a fraction of the load current (I L ) to boost the bias current at heavy load, is widely used in the on-chip LDO design [3, 4] . With the help of adaptive biasing circuit, the transient performances of the LDO could be enhanced significantly without increasing the I Q at light load.
Compared to the conventional gate-input type Class-A amplifier, the high slewrate push-pull output amplifier enhances the transient performance significantly with low I Q [5] . The output current of the high slew-rate amplifier is determined by the input differential voltage and the overdrive voltage of the input transistor pair, but not limited by the constant bias current as in the case of conventional amplifier. Hence, with the high slew-rate amplifier, both the amplitude of the V OUT spike and the settling time of LDO are improved dramatically under low power dissipation. The adaptive biasing circuit could further improve the transient performances of the LDO with the high slew-rate amplifier. However, at heavy load, the increased bias current pulls down LDO's reference voltage (V REF ) generated by reference buffer used in [5] and then the load regulation performance would be degraded.
In this paper, an advanced reference buffer is proposed to improve the regulation and dynamic performances of the on-chip LDO. The advanced reference buffer, which is based on the flipped voltage follower [6] , reduces the variation of V REF caused by the adaptive biasing circuit. Then the reference voltage of the high slew-rate amplifier [5] is generated by advanced reference buffer with more accurate level. Moreover, when the undershoot is larger than the specific value, the advanced reference buffer boosts V REF momentarily. Since the output current of the high slew-rate amplifier is determined by the input differential voltage, the high slew-rate amplifier delivers more output current to pull down the gate voltage of pMOSFET power transistor (M P ) immediately for suppressing the undershoot. When V OUT approximately returns to the nominal value, the advanced reference buffer sets V REF back to the regular point.
Proposed lowpower LDO with advanced reference buffer
The full schematic of the proposed LDO circuit shown in Fig. 1 is composed of a high slew-rate amplifier, an adaptive biasing circuit, an advanced reference buffer and M P . V BN1 and V BP1 , which are generated by M B1 -M B3 , are the constant bias voltage for nMOSFET and pMOSFET, respectively. V BN2 is the adaptive bias voltage for nMOSFET. M PS senses a fraction of I L and delivers to M B7 . M B4 -M B6 are used to equal the drain voltage of M PS to that of M P for increasing the accuracy of adaptive biasing. The high slew-rate amplifier is composed of M A1 -M A14 . M A1 and M A2 act as level shifters for M A3 and M A4 , respectively. M A5 and M A6 set the bias current of the high slew-rate amplifier at light load. M A7 and M A8 , which are biased by adaptive bias voltage V BN2 , extend the gain-bandwidth product (GBW) and increase the slew rate of amplifier at heavy load. To speed up the charging and discharging process of the parasitic capacitance at the gate of M P , the size ratio of M A13 and M A14 are 3 times that of M A12 and M A11 , respectively. Since the conventional bandgap reference could not deliver large output current, V REF is generated by the advanced reference buffer composed of M C1 -M C16 . M C1 -M C5 form a flipped voltage follower whose input voltage is set by the buffer composed of M C7 -M C9 . The undershoot suppression circuit consisting of M C11 -M C16 is developed to boost the bias current of M C1 for increasing V REF during transient state.
The proposed LDO could be regarded as a two-stage amplifier and the polespitting Miller capacitance is realized by gate-drain capacitance of M P . Since the bias currents of M A3 and M A4 are only 0.1 µA, the transconductance of the first stage is low. Then second pole P 2 located at g mp =ðC L ð1 þ C GSP =C GDP Þ is much larger than the GBW situated in g m1 =C GDP . The g m1 and g mp are the transconductance of the first and power stage, respectively. C GDP and C GSP are the gate drain capacitance and gate source capacitance of M P , respectively. Hence, the stability is ensured even with a maximum 100-pF load capacitor (C L ) for on-chip power distribution. As I L increases, the P 2 is pushed to high frequency. Then increasing the bias current of the amplifier would not degrade the stability. For improving the transient performances, the adaptive biasing current is utilized to extend the GBW and enhance the slew rate of the amplifier.
Referring to the schematic shown in Fig. 1 Consequently, the gate source voltage of M A4 increases while the gate source voltage of M A3 decreases by V OUT drop during transient state. Accordingly, the current through M A4 , which is provided by the advanced reference buffer, boosts abruptly, and then M A14 pulls down the gate voltage of M P momentarily. Due to the effect of adaptive biasing circuit, the bias current of the amplifier when V OUT starts to decrease caused by I L increase is much lower than that when V OUT begins to increase arising from I L decrease. And then, the slew rate of the amplifier is lower when I L increases suddenly. Therefore, the undershoot is larger than the overshoot. In many applications, the undershoot is more important because large undershoot may shut off the modules powered by the on-chip LDOs. In order to reduce the negative spike, the undershoot suppression circuit is proposed. In the steady state, the undershoot suppression circuit is turned off and would not affect the accuracy of the V REF . When V OUT is lower than specific value, the gate voltage of M C14 is pull down to the ground. Then the currents through M C15 and M C16 increase.
Consequently, the current of M C2 boosts, the gate voltage of M C3 goes low, and then M C3 pulls V REF up abruptly by increasing the current of M C1 . Accordingly, the currents through M A4 and M A14 are boosted to suppress the undershoot. When V OUT approximately returns to the nominal value, the gate voltage of M C14 is pushed back to V DD . Since the advanced reference buffer does not contain large parasitic capacitance, its response time is much faster than the LDO. The extra bias current provided by the undershoot suppression circuit could be fully turned off before V OUT returns to the nominal value. Hence, the undershoot suppression circuit would not affect the stability of the proposed LDO.
Simulation results
The proposed LDO has been designed and simulated in a mixed signal 0.13-µm CMOS process. The threshold voltage of both nMOSFET and pMOSFET are about 0.3 V.
The line regulation performance is shown in Fig. 2 . From the Hspice simulation results, the line regulation is 2.55 mV/V at light load and 4.4 mV/V at full load. The load regulation is 8.2 µV/mA at 1-V V DD .
The load transient responses for I L switching from 100 µA to 100 mA with edge time of 300 ns at 1-V V DD are shown in Fig. 3 . The edge time is calculated from 10% to 90% of the changed I L . A 100-pF C L is used to model the maximum outputparasitic capacitance for on-chip power distribution. At light load, the I Q of the total LDO is only 1.8 µA with 0.5 µA consumed by the advanced reference buffer. Due to the effect of adaptive biasing circuit, the I Q increases to 67 µA at full load. When the undershoot is larger than the specific value, the advanced reference buffer increases V REF by 50 mV in 20 ns. And then, the undershoot is suppressed to 60 mV. Under the same testing condition, the undershoot with conventional reference buffer [5] is about 95 mV. The overshoot and the 1% settling time of the proposed LDO with advanced and conventional reference buffer are about 80 mV and 1 µs, respectively. Meanwhile, the load transient performances with and without a 100 pF capacitor are similar. The simulation results prove that the LDO is stable with C L ranging from 0∼100 pF.
Conclusion
A low-power fast-transient on-chip LDO with advanced reference buffer is presented in the paper. The proposed advanced reference buffer not only improves the regulation performances under adaptive biasing circuit, but also suppresses the undershoot with very simple structure by only consuming an extra I Q of 0.1 µA at light load. Simulation results prove the proposed LDO recovers in 1 µs at undershoot less than 60 mV where I L switches from 100 µA to 100 mA with 300 ns edge time. The proposed on-chip LDO is suitable for any low-power portable product.
